Abstract-An analytical model for the device drain-source turnon overvoltage in three-level active neutral point clamped (3L-ANPC) converters is established in this paper. Considering the two commutation loops in the converter, the relationship between the turn-on overvoltage and the loop inductances is evaluated. The line switching frequency device usually exhibits higher overvoltage, while the high switching frequency device is not strongly influenced by the multiple loops. A 500 kVA 3L-ANPC converter using SiC MOSFETs is tested, and the model is verified with the experimental results.
I. INTRODUCTION
The three-level active neutral point clamped (3L-ANPC) converter is a popular candidate for medium voltage and high power applications [1] . The topology of a 3L-ANPC converter is shown in Fig. 1 . The adoption of silicon carbide (SiC) MOSFETs makes it possible to run the converter at higher switching frequencies [2] . However, the higher di/dt and dv/dt during the switching transient also introduces worse voltage spikes because of the parasitics. These resonances and spikes not only deteriorate eectromagnetic compatibility, but also can cause device failure when they exceed the device ratings [3] . For SiC MOSFETs operating at high switching speed, the drain-source overvoltage during turn-on is usually higher than turn-off [4] . This issue becomes even more severe and complicated in multi-level topologies since they have multiple commutation loops.
Extensive work has been conducted to analyze, model, and minimize power electronics device overvoltage during switching [3, [5] [6] [7] . However, they are mainly based on a two level (2L) configuration and do not consider the multi-loop impact. Several studies have focused on switching loops in 3L-ANPC converters [8] [9] [10] [11] . However, none of them provides an analytical model that can build the relationship between the overvoltage and the parasitics in the 3L-ANPC converter.
This paper establishes an analytical turn-on overvoltage model for 3L-ANPC converters with a commonly used modulation, which considers the effect of multi-loops and non-linear device output capacitance.
II. MODULATION SCHEME AND LOOP ANALYSIS
For the modulation scheme shown in Fig. 2 , during half line period, the outer switch (S1L) and the clamping switch (S3L) operate complementarily at high switching frequency. The inner switches (S2H and S2L) also operate complementarily but at line switching frequency. The detailed switching states are listed in Table I . As a result, the high switching speed commutation occurs between the outer and clamping switches (S3L and S1L). With the non-active clamping switch (S3H) on, stable potential can be provided for the non-active outer and inner switches. However, as has been pointed out in [9] [10] [11] , there is a multi-commutation loops issue in 3L-ANPC converters.
The equivalent circuit of a phase leg in the 3L-ANPC converter is illustrated in Fig. 3 . Different busbar parts and Fig. 1 . Topology of 3L-ANPC converter.
parasitic inductances are highlighted. Since S2L and S3H are on, S2H is equivalently paralleled with S3L. The detailed switching waveform is plotted in Fig. 4 . Note that S2H is a non-active switch during the negative half line cycle. When the active switch S3L commutates with S1L, the drain-source voltage of S2H follows that of S3L. The parasitic inductance resonates with the output capacitance of S2H. Therefore, from Fig. 3 , both the short (pink) and long (green) commutation loops exist, and there is coupled influence between S3L and S2H.
Assume each busbar part is independent and is not coupled with other busbar parts, and each switch has the same stray inductance. The two loops share the neutral busbar, positive/negative busbar, the switch S1L and the DC-link capacitor. The short loop contains the switch S3L while the longer loop includes two pieces of middle busbar as well as the switches S3H, S2H and S2L. When the load current flows into the phase leg and S1L is the active switch, the equivalent circuit of the phase leg can be drawn in Fig. 5 . L1 is the shared loop inductance by two loops and equals to the sum of capacitor ESL LC, neutral busbar inductance Lo, negative busbar inductance Ln, and one switch stray inductance Ls. L2 is the sum of two middle busbar inductance 2Lm and three switch stray inductance 3Ls. L3 equals to one switch stray inductance Ls. The short loop inductance Lst is L1+L3 while the long loop inductance Llg is L1+L2. R1, R2 and R3 are the loop parasitic resistances. C3L and C2H are the output capacitances of S3L and S2H. i3 and i2 are the currents through S3L and S2H. S1L is represented as a controlled voltage source.
III. OVERVOLTAGE MODELING AND ANALYSIS

A. Modeling with Non-Linear Device Output Capacitance
For semiconductor power devices like MOSFETs and IGBTs, the output capacitance is non-linear and is dependent on the drain-source voltage. Based on different semiconductor material and device structure, the output capacitance at low voltage can be 10-500 times higher than that at high voltage as shown in Fig. 6 [12] . This non-linear characteristic of the output capacitance is one of the largest impact factor for the overvoltage.
The instantaneous voltage and current relationship in 
Determine Fig. 4 . Ideal transient waveforms when S1L is active switch. 
Here, state space analysis is implemented to build the analytical voltage response model in the time domain. The circuit model can be written in the format of:
X=[i3 i2 vds_3L vds_2H]
T is the state vector. The analysis begins when the current commutation finishes and vds_1L starts to drop. At this moment, i3=i2=0 and vds_3L=vds_2H=0. So the initial state X0=[0 0 0 0] T . U=Vdc-vds_1L is the input vector. Here, vds_1L is assumed to drop linearly during turnon. A and B are state and input matrix, and they can be derived as (3) and (4).
The voltage dependent output capacitance is modeled with the equation [13] 
where C0v and Chv are the low-voltage and high-voltage capacitances while x and Cj are curve fitting coefficients. Fig. 7 compares the derived analytical voltage transient waveforms between constant and non-linear output capacitances. The constant capacitance uses the time related effective value based on the device datasheet. Obviously, the overvoltage with non-linear capacitance is much higher than the constant capacitance case. To predict the real condition during a switching transient, voltage dependent non-linear capacitance has to be taken into consideration in the model.
B. Analysis of Overvoltage with Established Model
Based on the analytical model built above, the overvoltage of both high and line switching frequency switches can be evaluated. Fig. 8 illustrates the transient waveforms of 3L and 2L phase leg. The resonant frequencies of the high and line switching frequency devices are different. For high switching frequency device, the resonant frequency is close to that in a typical 2L phase leg, and is higher than the line switching frequency device. The relationship between the loop inductance and the overvoltage of both the high and line switching frequency devices needs to be evaluated. The overvoltage percentage OV(%) is defined as (Vds_pk-Vdc)/Vdc to simplify the analysis. Based on the model, the relationship among the short loop inductance Lst, the ratio between long and short loop inductances Llg/ Lst, and OV(%) is shown in Fig. 9 . From the plot, the following conclusions can be made.
1) With the same inductance ratio of short and long loops, the increase of inductance value leads to higher overvoltage for both the high and line switching frequency devices.
2) Keeping the same short loop inductance, the larger long loop inductance results in higher overvoltage across the line switching frequency device. However, the overvoltage of the high switching frequency device reaches its peak when Llg/ Lst is 3 to 4. Further increasing the long loop inductance does not cause higher overvoltage.
3) When Llg/ Lst =1, the two devices have the same overvoltage, which is easy to understand. Generally speaking, the line frequency device exhibits higher overvoltage compared to the high switching frequency device especially with large Lst and inductance ratio. The only exception is when Lst is small (lower than 6 nH) and Llg/ Lst is between 2.5 to 4. Hence, the overvoltage of the line switching frequency device is more critical.
In terms of the coupling effect between the high and line frequency devices, it is also important to know the influence of the long loop on the switching speed of the high switching frequency device. Fig. 10 shows the voltage rise time of the high switching frequency device in 3L and 2L phase legs with different loop inductance ratios. The closer the two loop inductances are, the longer voltage rise time appears for the high switching frequency device in a 3L phase leg. The two loops have the strongest coupling when they have the same loop inductance value, leading to the largest influence on the rising speed of the voltage across the switch. From Fig. 10 , when the loop inductance ratio is larger than 2.2, the voltage rise time difference between 3L and 2L phase legs is smaller than 10%. Considering the 3L-ANPC converter, it is common that the long loop has much larger parasitic inductance than the short loop does. Therefore, in most cases, the switching speed of the high switching frequency device in a 3L phase leg is not slowed down much compared with a 2L phase leg.
The detailed analytical transient waveform comparison under the same short loop inductance is shown in Fig. 11 . For a 2L phase leg, it takes 15 ns for drain-source voltage to increase from zero to Vdc at t0. In a 3L phase leg, when the two loops have the same inductance, the voltage increases to Vdc at t1, which is 18.5 ns, indicating a 23 % of voltage rise time increase compared with 2L case. Meanwhile, when the long loop inductance is five times higher than the short loop inductance, the difference between the voltage rise time t2 and t0 is less than 1 ns.
From Fig. 9 to Fig. 11 , it can be summarized that the overvoltage on the line frequency device is normally more severe, and the switching speed of the high switching frequency device is not impacted. Thus, the line switching frequency device deserves more analysis. Fig. 12 shows the relationship between the overvoltage on 
IV. EXPERIMENTAL RESULTS AND DISCUSSION
A 500 kVA 3L-ANPC converter is built to verify the analytical model. The DC bus input voltage is 1 kV. The switching frequency of the SiC MOSFETs is 60 kHz, and the output line frequency is 3 kHz. The 900 V HT-3000 series SiC MOSFET modules from Wolfspeed are used for all switches. The measured short and long loop inductances are 6.5 nH and 17.5 nH, respectively. The testing platform is shown in Fig. 13 . The tested output line-to-line voltage and phase currents with five generated line cycles at full voltage and load condition are plotted in Fig. 14 .
The voltage waveforms during the switching transient under full voltage and load condition are illustrated in Fig. 15 . When the applied gate resistance is 5 Ω, the peak voltage of S3L is 588 V, while that of S2H is 596 V. When the gate resistance is decreased to 2.5 Ω, the peak voltage of the two devices increase to 754 V and 736 V, respectively. The tested waveform is compared with the analytical model result. Generally, they match with each other. Fig. 16 plots the error between the modeled and tested peak drain-source voltage with different gate resistances. The error is lower than 10%. The mismatch is mainly caused by three reasons: 1) the excitation is assumed to have an ideal trapezoidal shape in the model. However, the actual voltage rise and drop is not linear.
2) The coupling between different busbar parts is complicated, and it leads to errors when using a single inductance value to represent the inductance of each part.
3) The estimation of high frequency AC resistance is not accurate when the power modules and capacitors are included. Nevertheless, the analytical model is good enough to show the trend of the 
V. CONCLUSIONS
An analytical model for the device turn-on overvoltage in 3L-ANPC converters is developed in this paper. Two commutation loops exist during the switching transient in the analyzed modulation, which results in coupling effect between the high and line switching frequency devices. According to the investigation with the established model, the line switching frequency device usually has higher overvoltage than the high switching frequency device. The high switching frequency device is not significantly influenced by the coupling effect of the line switching frequency device. The model is validated by experiments with a 500 kVA 3L-ANPC converter. 
